

sparse if order  $\tau = n^{1+\gamma}$ ,  $\gamma < 1$ . For most classes of sparse matrices occurring in connection with electrical problems a value of  $\gamma = 0.2$  or smaller is typical [4]. For many important sparse matrices (such as banded matrices), the nonzeros are evenly distributed among the rows. There are, however, other highly sparse matrices (such as doubly bordered matrices) where the number of nonzeros in at least one row is precisely  $n$ . Row sorting thus becomes a process of order  $n^2$ . This compares quite unfavorably with all other operations with sparse matrices, which tend to be of order  $n^{1+2\gamma}$  or less [4]. A possibility for overcoming this limitation is to use some "logarithmic" sort algorithm, such as quicksort or heapsort. The number of comparisons required to sort each row is of order  $n \log n$ . This is an improvement for matrices with some dense rows (such as bordered matrices) but in general can be expected to be undesirable for short rows.

It has been determined by the author that a much more efficient algorithm for sorting an arbitrary sparse matrix is a process which can be called a "simultaneous radix sort." This algorithm works by destroying the row linked lists to form column linked lists with row indices and then it destroys the newly formed column linked lists to reform the row linked lists with column indices. If the temporary column linked lists are accessed in reverse order while reforming the row linked lists, then the elements removed from higher numbered column linked lists will be added to the row linked lists before those from lower numbered column lists. This will eventually place elements in the higher numbered columns behind those with lower numbered columns in their respective linked lists. Fig. 1 illustrates a Fortran implementation of the algorithm by two consecutive calls to a subroutine *RSORT*, the first to form column linked lists and the second to reform the row linked lists.  $N$  is the dimension of the matrix,  $RP$  is a vector of row head pointers,  $CP$  is a temporary vector of column head pointers,  $CI$  is a vector of column indices (which is temporarily also used for row indices) and  $NE$  is a vector of "next element" pointers in the linked list.  $H1$  and  $H2$  are dummy names within *RSORT*, which correspond to  $RP$  and  $CP$  or vice versa. An inspection of the algorithm reveals that it is of order  $\tau$  and requires no comparisons among indices. After suitable modification, the algorithm works equally well if the ordering is to be performed on an arbitrary permutation of the column indices.

REFERENCES

- [1] W. F. Tinney and J. W. Walker, "Direct solutions of sparse network equations by optimally ordered triangular factorization," *Proc. IEEE*, vol. 55, pp. 1801-1809, Nov. 1967.
- [2] A. Brameller, R. N. Allan, and Y. M. Haman, *Sparcity*. New York: Pittman Press, 1976.
- [3] D. Knuth, *The Art of Computer Programming, Vol. 3, Sorting and Searching*. Reading, MA: Addison-Wesley, 1973.
- [4] F. L. Alvarado, "Computational complexity in power systems," *IEEE Trans. Power Apparatus Systems*, vol. PAS-95, pp. 1028-1037, July/Aug. 1976.

Realization of Two-Port Parameters

SUMER CAN

**Abstract**—A universal active-RC network is proposed for the realization of two-port parameters. It is shown that by generalizing Brugler's network, it is possible to synthesize arbitrary current transfer functions, transfer impedances, transfer admittances, driving-point admittances, as well as voltage transfer functions, by using simple functional decompositions. Comparing to the similar realizations, the proposed network offers a reduction in the number of active elements.

INTRODUCTION

An active-RC network containing two operational amplifiers which can be used for the realization of arbitrary voltage transfer functions has been given by Lovering [1]. Recently, it was shown that a generalization of Lovering's circuit results in an active-RC network [2] which can be used to realize an arbitrary function as any of the five two-port parameters: driving-point admittance, transfer admittance, transfer impedance, current transfer function, and voltage transfer function.

Manuscript received February 23, 1979; revised April 20, 1979. The author is with Litton Systems (Canada) Ltd., 25 Cityview Drive, Rexdale, Ontario, Canada M9W 5A7.




Fig. 1.

Another active-RC network containing a single operational amplifier, which can be used for the realization of arbitrary voltage transfer functions has been given by Brugler [3]. In this correspondence, it is shown that the above mentioned network can also be used to realize arbitrary transfer admittance functions. Furthermore, it is shown that the generalization of Brugler's circuit results in an active-RC network which, with the traditional simple functional decompositions, can be used to realize an arbitrary function as any of the five two-port parameters mentioned above.

REALIZATION

The circuit shown in Fig. 1 is essentially the network proposed by Brugler [3], where the conductance  $G$  is arbitrary. The voltage transfer function is given by

$$\frac{V_2}{V_1} = \frac{Y_1 - Y_2}{Y_3 - Y_4} \tag{1}$$

provided that

$$Y_1 + Y_4 + Y_5 = Y_2 + Y_3 + Y_6. \tag{2}$$

The use of this network to realize an arbitrary ratio of rational polynomials in the  $s$ -domain as a voltage transfer function is well known. The transfer admittance for this circuit is

$$\frac{I_2}{V_1} = G \frac{Y_1 - Y_2}{Y_3 - Y_4} \tag{3}$$

so that the synthesizing arbitrary transfer admittances is essentially the same as that for the case of voltage transfer functions.

However, generalizing this network (as shown in Fig. 2 where  $G$  is the arbitrary conductance) results in a circuit whose voltage transfer function is again given by (1). However, the input admittance is

$$\frac{I_1}{V_1} = G \frac{Y_2 + Y_3 - Y_1 - Y_4}{Y_3 - Y_4} \tag{4}$$

The decomposition of an arbitrary ratio of rational polynomials in the  $s$ -domain into a form such as this is well known [4]-[6]. Thus the network in Fig. 2 can be used to realize arbitrary driving-point admittances. Furthermore, the other two-port parameters for this circuit are as follows.

Current transfer function:

$$\frac{I_2}{I_1} = \frac{Y_1 - Y_2}{Y_1 + Y_4 - Y_2 - Y_3} \tag{5}$$

Transfer admittance:

$$\frac{I_2}{V_1} = G \frac{Y_1 - Y_2}{Y_3 - Y_4} \tag{6}$$

Transfer impedance:

$$\frac{V_2}{I_1} = \frac{Y_1 - Y_2}{G(Y_1 + Y_4 - Y_2 - Y_3)} \tag{7}$$

Although the analytical expressions for two-port functions of the network in Fig. 2 are similar to the expressions obtained from the network which has been proposed by Bobrow [2], the major advantage of this alternative approach is that it uses less number of active elements.

