



CCS

IEE Journal on ELECTRONIC CIRCUITS AND SYSTEMS



Contents

July 1978, Volume 2, Number 4

	page
Active <i>R</i> filters: review of theory and practice. J.R. Brand and R. Schaumann	89
Synthesis of piecewise-linear networks. L.O. Chua and S. Wong	102
Integrated voltage-controlled oscillator circuit using single-channel m.o.s. technology. S. Can and C.A.T. Salama	109
Proposed digital-correlator design with four-valued threshold logic. K. Wayne Current and Douglas A. Mow	115
Experimental Study of the radar cross-section of maritime targets. P.D.L. Williams, H.D. Cramp and Kay Curtis	121



The conditions for astable operation of the v.c.o. are as follows:¹⁰

(a) The d.c. operating points, when the charging capacitance C is removed, must be such that both driver transistors are in the active region.

(b) In this active region, the magnitude of the loop transmission must be greater than unity at some nonzero frequency to ensure regenerative action.

(c) The magnitude of the loop transmission must be less than unity at d.c. to prevent bistable operation.

With the first conditions satisfied, a calculation must be made on the active region's incremental model, with the charging capacitance C short-circuited to ensure that the loop transmission is greater than unity, and with the charging capacitance removed to ensure that the loop transmission is less than unity at d.c.

The simplified analysis of the v.c.o. operation is based on the I/V characteristics derived from the simple gradual-channel approximation of the m.o.s.f.e.t. In this model, the drain current I_D for a p -channel device is given by:

(a) *Cut-off region*: $|V_{GS}| \leq |V_T|$

$$I_D = 0 \quad (1)$$

(b) *Saturation region*: $0 < |V_{GS} - V_T| \leq |V_{DS}|$

$$I_D = -\beta'(V_{GS} - V_T)^2 \quad (2)$$

(c) *Linear region*: $|V_{GS} - V_T| > |V_{DS}|$

$$I_D = -2\beta' \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right] \quad (3)$$

in which

$$\beta' = \frac{\mu C_0 Z}{2L} \quad (4)$$

where V_{DS} and V_{GS} are the drain-to-source and gate-to-source voltages, respectively. V_T is the threshold voltage, C_0 is the capacitance per unit area of the gate insulator, Z and L are the width and the length of the channel and μ is the carrier mobility in the channel.

Referring to Fig. 1, the operation of the circuit can be briefly explained as follows. At any given time, either M_{d1} and M_{i1} or M_{d2} and M_{i2} are conducting such that the capacitor C is alternatively charged or discharged by the constant current I_s . The voltage waveforms at nodes 2, 3, 4 and 5 are shown in Fig. 2. In this Figure, the subscripts l and d refer to the load and driver transistors, respectively, and $2\Delta V$ is the full charging voltage across the capacitor C .




Fig. 2 Voltage waveforms at various nodes of the v.c.o. circuit

From an analysis of the circuit, the following relation can be obtained:

$$|\Delta V| = \sqrt{2|I_s|} \left(\frac{1}{\sqrt{\beta_i}} - \frac{1}{\sqrt{\beta_d}} \right) \quad (5)$$

Since the timing capacitance is charged and discharged by the voltage-controlled current source I_s during half the period T' , then

$$2|\Delta V|C = |I_s| \frac{T'}{2} \quad (6)$$

Now, substituting eqn. 5 into eqn. 6, an expression for the oscillation frequency can be obtained as

$$f = \frac{\sqrt{|I_s|}}{4\sqrt{2} \left(\frac{1}{\sqrt{\beta_i}} - \frac{1}{\sqrt{\beta_d}} \right) C} \quad (7)$$

According to eqn. 7, for a linear voltage/frequency conversion the current supplied by the current-source transistors must be a nonlinear function of the control voltage V_c to compensate for the nonlinearity in eqn. 7. A pair of m.o.s.f.e.t.s can be used as voltage-controlled current sources (v.c.c.s.) to perform this function.

The complete v.c.o. circuit, including the voltage-controlled current source, is shown in Fig. 3.† For this circuit, the oscillation frequency expression becomes

$$f = \frac{\sqrt{\beta_s}}{4\sqrt{2} \left(\frac{1}{\sqrt{\beta_i}} - \frac{1}{\sqrt{\beta_d}} \right) C} |V_c - V_{T0}| \quad (8)$$

and can be simplified to

$$f = \frac{r_1 r_2 \beta_s}{4\sqrt{2}(r_1 - 1)C} |V_c - V_{T0}| \quad (9)$$

in which

$$r_1 = \frac{\sqrt{\beta_d}}{\sqrt{\beta_i}} \quad (10)$$




Fig. 3 V.C.O. circuit diagram

† C is an external capacitor

substrate orientation	=	(100)
substrate resistivity (nominal)	=	4 Ω cm
field oxide thickness	=	1 μm
oxide thickness over p-diffusion	=	0.4 μm
gate oxide thickness	=	0.1 μm
p-diffusion junction depth	=	1.5 μm
p-diffusion sheet resistance	=	150 Ω/□

A micrograph of the fabricated circuit is shown in Fig. 5.




Fig. 5 Micrograph of the v.c.o. circuit

4 Experimental results

In order to characterise the performance of the fabricated v.c.o. circuit, several measurements were carried out. The oscillation frequency of the circuit was measured for various values of charging capacitance ranging from 30 pF to 1 μF as a function of the control voltage V_c . As shown in Fig. 6, the centre frequency ranges from 600 kHz down to 20 Hz for the charging-capacitance range under consideration. The conversion gain of the circuit is 168.7 Hz/V at 1 kHz.




Fig. 6 Centre frequency as a function of charging capacitance
Load capacitance $C_L = 10$ pF

The variation of the oscillation frequency of the v.c.o. circuit with normalised control voltage is plotted in Fig. 7 for a charging capacitance of 490 pF. In this Figure, the oscillation frequency of the circuit exhibits a linear variation with respect to the normalised control voltage $|V_c - V_{T0}|$ over a wide range of voltages. At high values of control voltage, the frequency curve saturates and the oscillator action ceases.

The output voltage levels of the experimental v.c.o. circuit were measured for a charging capacitance $C = 490$ pF as a function of the control voltage. The variation of the output voltage levels of the circuit with normalised control voltage are plotted in Fig. 8. Whereas the higher level of the output voltage V_{OH} shows very small change with control voltage, the lower level V_{OL} exhibits a larger change owing to substrate biasing effects on the threshold voltages.




Fig. 7 Frequency/control-voltage characteristic




Fig. 8 Output-voltage/control-voltage characteristic

Linearity was found to be better than 1% at low values of control voltage.

The temperature coefficient of the oscillation frequency was measured at 1 kHz over the range -50°C to $+125^{\circ}\text{C}$ and was found to be $600\text{ p.p.m./}^{\circ}\text{C}$.

The experimental results were compared to the theory developed in the previous Section. The theoretical curve for frequency against control voltage obtained using the simplified theory is plotted in Fig. 7. The agreement is good at lower voltages; however, the theory fails at higher voltages because the simplified m.o.s.f.e.t. model used does not account for the variation of the β' parameters with applied voltages and for the effect the substrate biasing on the threshold voltage.

Using the program MSINC,¹² a computer simulation of the circuit taking into account β' and threshold voltage, gives results in much better agreement with those obtained experimentally, as shown in Fig. 7 and Fig. 8.

5 Output circuit

The voltage-controlled oscillator circuit described in the previous Sections may be required to drive a compatible m.o.s.f.e.t. logic gate. For this particular purpose, both the output levels must be shifted to lower absolute voltage values.

One possible level-shifting circuit is shown in Fig. 9. The circuit consists of two m.o.s.f.e.t.s M_9 and M_{10} , one of which is driven from the output of the v.c.o. and the other has an external voltage V_s applied to its gate to control the amount of voltage shift. The level-shifting voltage V_s is obtained internally from a biasing circuit consisting of two saturated m.o.s.f.e.t.s M_7 and M_8 .

M_9 and M_{10} are required to operate in the saturation region. Under these conditions, the relation between the input voltage V_i and the output voltage V_o of the level shifter is given by

$$V_o = V_i - V_{T10} + \sqrt{\frac{\beta'_9}{\beta'_{10}}} V_{T9} - \sqrt{\frac{\beta'_9}{\beta'_{10}}} V_s \quad (16)$$

The value of the level-shifting voltage can also be obtained from an analysis of the series combination of M_7 and M_8 , and is given by

$$V_s = \frac{1}{1 + \sqrt{\frac{\beta'_7}{\beta'_8}}} \left(-V_{DD} - V_{T8} + \sqrt{\frac{\beta'_7}{\beta'_8}} V_{T7} \right) \quad (17)$$

A circuit diagram of the complete v.c.o. circuit, including the oscillator section, the level-shifting circuit and two output buffer gates, is shown in Fig. 10. A computer simu-




Fig. 9 Level-shifting circuit

lation of the output waveforms for the oscillator section (with $C = 490\text{ pF}$) and for the complete v.c.o. circuit, shown in Fig. 10, was carried out. The simulation results, plotted in Fig. 11, are in agreement with experiment and show the usefulness of the level-shifting stage in ensuring full output-voltage swing from the v.c.o. oscillator.




Fig. 10 Complete v.c.o. circuit

L_1 to $L_{14} = 10\ \mu\text{m}$; $Z_1 = Z_2 = 15\ \mu\text{m}$; $Z_3 = Z_4 = 500\ \mu\text{m}$; $Z_5 = Z_6 = 50\ \mu\text{m}$; $Z_7 = 140\ \mu\text{m}$; $Z_8 = 25\ \mu\text{m}$; $Z_9 = Z_{10} = 100\ \mu\text{m}$; $Z_{11} = 320\ \mu\text{m}$; $Z_{12} = 20\ \mu\text{m}$; $Z_{13} = 500\ \mu\text{m}$; $Z_{14} = 20\ \mu\text{m}$




Fig. 11 Output-voltage waveforms of the v.c.o.

6 Conclusions

In this paper, a v.c.o. circuit using single-channel m.o.s. technology was implemented. A 1st-order theory for the operation of the v.c.o. was presented and the circuit was fabricated using p -channel lateral V-m.o.s. technology. The experimental results were found to be in agreement with the 1st-order theory and with the results of a computer simulation of the circuit. A simple level-shifting and biasing stage was also proposed to provide full output-voltage swing for the oscillator. The complete v.c.o. circuit was found to be operational over a frequency range of approximately five decades with good linearity. The maximum frequency of oscillation of the circuit can be increased by a factor of two by using n -channel technology and depletion-mode load, which would also result in a 50% reduction in the area of the v.c.o.

7 Acknowledgments

This work was supported by the National Research Council of Canada. The authors would like to thank F.E. Holmes for many helpful comments.

8 References

- 1 MILLMAN, J., and TAUB, H.: 'Pulse, digital and switching waveforms' (McGraw-Hill, New York, 1965)
- 2 STRAUSS, L.: 'Wave generation and shaping' (McGraw-Hill, New York, 1970)
- 3 GREBENE, A.B.: 'The monolithic phase-locked loop - a versatile building block', *IEEE Spectrum*, 1971, 8, pp. 38-49
- 4 Monolithic voltage to frequency converter data sheet. Raytheon Co., reference RM/RC 4151
- 5 GILBERT, B.: 'A versatile monolithic voltage-to-frequency converter', *IEEE J. Solid-State Circuits*, 1976, SC-11, pp. 852-864 and pp. 852-864
- 6 'The RCA COS/MOS phase-locked-loop: a versatile building block for micro-power digital and analog applications'. RCA Solid-State Databook Series, 1974, pp. 360-367
- 7 HOLMES, F.E., and SALAMA, C.A.T.: 'VMOS - a new MOS integrated circuit technology', *Solid-State Electron.*, 1974, 17, pp. 791-797
- 8 RODGERS, T.J., and MEINDL, J.D.: 'VMOS - high speed TTL compatible MOS logic', *IEEE J. Solid-State Circuits*, 1974, SC-9, pp. 239-250
- 9 CAN, S.: 'A voltage controlled oscillator circuit using single channel MOS technology'. M.A.Sc. thesis, University of Toronto, 1977
- 10 GRAY, P.E., and SEARLE, C.L.: 'Electronic principles: physics, models and circuits' (Wiley, New York, 1969)
- 11 HOLMES, F.E., and SALAMA, C.A.T.: 'A V-groove oxide isolated bipolar bucket brigade shift register', *Solid-State Electron.*, 1974, 17, pp. 1193-1200
- 12 YOUNG, T.K., and DUTTON, R.W.: 'MSINC - a modular simulator for integrated circuits with MOS model example'. User's manual. Stanford University

C. Andre T. Salama received the B.A.Sc., M.A.Sc. and Ph.D. degrees, all in Electrical Engineering from the University of British Columbia in 1961, 1962 and 1966 respectively. From 1962 to 1963 he served as a Research Assistant at the University of California, Berkeley. From 1966 to 1967 he was employed at Bell Northern Research, Ottawa, as a Member of Scientific Staff working in the area of integrated circuit design. Since 1967 he has been on the staff of the Department of Electrical Engineering, University of Toronto where he is currently a Professor. For 1975-1976 he was a Visiting Professor at the Katholieke Universiteit, Leuven, Belgium. His research interests include the design and fabrication of semiconductor devices and integrated circuits. He has published approximately 50 technical papers, is the holder of three patents and has served as a consultant to several research laboratories in Canada and the US. Dr. Salama is a member of the IEEE, the Association of Professional Engineers of Ontario and the Electrochemical Society.



Sumer Can was born in Koyulhisar, Turkey, on December 24, 1947. He received the Y.Müh. (M.S.) and M.A.Sc. degrees in electrical engineering from the Technical University of Istanbul, Istanbul, Turkey, and the University of Toronto, Toronto, Ontario Canada, in 1972 and 1977, respectively. His research interests include integrated circuits, computer-aided design, semiconductor device fabrication, circuits and systems theory.

4th International Symposium on Mathematical Theory for Networks and Systems

Delft, Holland, 3rd-6th July 1979

CALL FOR PAPERS

This biennial international conference is intended as a meeting place for engineers and mathematicians interested in the foundations of network and system theory. It is sponsored by several European organisations and by the IEEE.

Papers are invited describing results of nontrivial mathematical nature related to network and system theory. Emphasis is placed on crossfertilisation between mathematical and engineering insights concerning the foundation of network and system theory. A nonexhaustive list of topics for papers is: multidimensional filtering, operator theory for dynamical systems, stability theory, time series analysis, synthesis of networks and systems, factorisation theory, large scale system theory, topological methods for networks, nonlinear analysis of systems, stochastic systems theory and optimisation, distributed system theory, graph theory, etc. . . .

Four copies of each paper should be submitted to the Conference Secretariat MTNS, Afdeling Elektrotechniek, Mekelweg 4, 2600 GA Delft, before January 1, 1979.